Warning: mkdir(): No space left on device in /www/wwwroot/zhenghe1718.com/func.php on line 127

Warning: file_put_contents(./cachefile_yuan/ybinf.com/cache/36/e5ced/4ba27.html): failed to open stream: No such file or directory in /www/wwwroot/zhenghe1718.com/func.php on line 115
5寸污茄子视频下载 480*272分辨率 带电容触摸-深圳市茄子视频app免费下载智显科技有限公司


      1. 茄子视频app免费下载,污茄子视频下载,茄子污视频app下载,茄子福利视频下载

        深圳市茄子视频app免费下载智显科技有限公司

        源头厂家·经验丰富·质量保证

        二十年液晶行业经验积累者,真诚为您服务!

        客服热线:

        13923457816

        当前位置:首页 > 产品中心

        5寸污茄子视频下载 480*272分辨率 带电容触摸

        型号:H050BWQ40E3513-CT

        尺寸:5 inch

        分辨率 480(RGB) × 272

        接口方式:40pin 24bit RGB 

        外观尺寸(显示区域):120.7*75.8*3110.88 x62.83

        亮度:350 nits


        服务热线:139-2345-7816(雷总)

        按需求定制

        质量保障

        品牌认证

        在线咨询

        产品参数

        产品图纸

        一、产品参数

        Size

        5 inch 

        Resolution

        480(horizontal)*272(Vertical) 

        Interface

        24bit-RGB

        Connect type

        Connector

        Color Depth

        16.7M

        Technology type

        a-Si

        Pixel pitch (mm)

        0.231 x 0.231

        Pixel Configuration

        R.G.B. Vertical Stripe 

        Display Mode

        Normally White

        Driver IC

        -

        Viewing Direction

        12 Oclock

        GSI Direction

        6 Oclock

        LCM (W x H x D) (mm)

        120.7*75.8*3

        Active Area(mm)

        110.88 x62.83

        With /Without TSP

        Without

        Weight (g)

        TBD

        LED Numbers

        12 LEDs



        二、产品接口定义

        No.

        Symbol

        Description

        1

        LEDK

        Backlight LED Cathode

        2

        LEDA

        Backlight LED Anode.

        3

        GND

        Ground

        4

        VDD

        Power supply

        5~12

        R0~R7

        Data bus

        13~20

        G0~G7

        Data bus

        21~28

        B0~B7

        Data bus

        29

        DGND

        Ground

        30

        DCLK

        Dot clock signal input. Latching input data at its rising edge.

        31

         

        DISP

        Standby mode. Normally pulled high.

        DISP=“1”: Normally operation (Default)

        DISP=“0”: Timing controller, source driver will turn off ,all output are  High-Z.

        32

        HSYNC

        Horizontal sync input. Negative polarity.

        33

        VSYNC

        Vertical sync input. Negative polarity..

        34

        DE

        Data enable input. Active high to enable the input data bus under “DE Mode.”

        35

        NC

        No connected

        36

        GND

        Ground

        37

        XR

        The right side signal of TP

        38

        YD

        The down side signal of TP

        39

        XL

        The left side signal of TP

        40

        YU

        The up side signal of TP



        三、产品尺寸图纸

        H050BWQ40E3513.jpg

        推荐产品

        MORE+

        应用领域

        MORE+
        13923457816
        网站地图